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Abstract
The synchronous model of computation divides the program execution into a sequence of logical steps. On the one
hand, this view simplifies many analyses and synthesis procedures, but on the other hand, it imposes restrictions on
the modeling and optimization of systems. In this article, we introduce refined clocks in imperative synchronous
languages to overcome these restrictions while still preserving important properties of the basic model. We first
present the idea in detail and motivate various design decisions with respect to the language extension. Then, we
sketch all the adaptations needed in the design flow to support refined clocks.
1 Review
Synchronous languages [1] such as Esterel [2], Lustre
[3], or Quartz [4] have been proposed for the devel-
opment of safety-critical embedded systems. They are
based on a convenient programming model, which
allows one to generate deterministic single-threaded code
from multi-threaded synchronous programs. Thus, syn-
chronous programs can directly be executed on simple
micro-controllers without having the need to use complex
operating systems. In addition, synchronous programs
can straightforwardly be translated to hardware circuits
[4-6], which makes synchronous languages attractive for
the use in hardware–software co-design. Furthermore, the
concise formal semantics of synchronous languages is the
basis for formal verification of the correctness of the pro-
grams as well as of the used compilers [7-10]. Finally,
since macro steps consist of only finitely manymicro steps
whose number is known at compile-time, one can deter-
mine tight bounds on the reaction time by a simplified
worst-case execution time analysis [11-14].
All these advantages are due to the underlying syn-
chronous model of computation [1], which divides the
execution of programs into micro and macro steps,
where variables change synchronously only between
macro steps and remain constant during micro steps.
The partitioning into micro and macro steps is explicitly
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given by the programmer, and the micro steps are exe-
cuted in a causal ordering so that there are no read-after-
write conflicts [7,15]. As a consequence, all threads of a
program run in lockstep: they execute the micro steps of
their current macro steps in the common global variable
environment, and therefore automatically synchronize at
the end of the macro step.
Obviously, the synchronous model of computation
enforces deterministic concurrency, which has many
advantages in system design, e.g., to avoid Heisenbugs [16]
and to allow compile-time analyses, e.g., on WCET. At
the same time, however, it imposes tight restrictions on
modeling possibilities, since there is no means to express
the independence of threads in certain program loca-
tions. This phenomenon—where synchronous lockstep
execution of threads is enforced even though it is not
necessary—is often referred to as over-synchronization.
Over-synchronization occurs quite frequently, since the
input signals of a system usually have different rates, and
even signals of the same rate do not necessarily need
to be synchronized if there are no data dependencies
among them. While a static clock and data-flow analysis
may be able to detect the dependencies to desynchro-
nize such programs [17], adding an explicit notion of
independence makes it possible for compilers to create
desynchronized code without sophisticated and expensive
analyses.
Another deficiency of the synchronous model is its
inflexibility with respect to temporal changes. Mod-
ifications of the temporal behavior of a component
may be problematic since they can endanger the global
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behavior of the entire system. For this reason, design
methods such as latency-insensitive [18] design or syn-
chronous elastic systems [19,20] have been developed to
maintain the synchronous computation between mod-
ules in case the timing of one of the modules is
changed.
Another desirable feature for imperative synchronous
languages, which requires further temporal abstraction
layers, is function calls, which must be executed within
a micro step: For example, assume that the greatest
common divisor (GCD) of two integers is required in
a program expression. As such non-primitive recursive
functions require data-dependent loops, it is not possi-
ble to implement them as micro steps of a macro step
since the number of micro steps depends on values. Exe-
cuting parallel function calls imposes a lot of problems
since lazy evaluation or other kinds of code optimiza-
tion destroy the temporal behavior. Wrapping functions
into module calls causes even more problems, since the
function parameters should be constant during func-
tion evaluation, which must explicitly be enforced by the
caller. A true function interface would guarantee this by
definition.
All these problems can be solved by providing a hier-
archy of clocks in the synchronous system that does
not only allow to combine macro steps to a larger step
of a slower clock, but that also allows one to refine
the base clock into different faster clocks. Thereby, it is
possible to explicitly describe the point of time, when
synchronization should happen, independent of the num-
ber of steps that have been passed or that are needed
for a calculation. The refinement of the base clock in
a module is particularly attractive since it retains the
external input/output behavior. Thereby, it is possible
to replace a code segment by another one having a
different temporal behavior. For instance, it becomes pos-
sible to exchange components with functionally equiv-
alent ones running at higher clock speeds. Obviously,
refinements make component-based design much more
flexible.
The rest of this article is structured as follows.
Section 2 briefly introduces the imperative synchronous
language Quartz, which serves as the starting point for
our extension which is presented in Section 3. Section 4
sketches a formal semantics for the extension. Section 5
gives details about the compilation of our extended
Quartz to a new intermediate format, and from there
finally to hardware and software. Section 6 finally dis-
cusses related work before we draw some conclusions in
Section 7.
2 The synchronous language Quartz
This section introduces the synchronous model of com-
putation with the example of the imperative synchronous
language Quartz. The synchronous model of computa-
tion [1,21] divides the execution of a program into a
sequence of macro steps [22]. In each macro step, the sys-
tem reads the inputs, performs some computation and
finally produces the outputs. In theory, the semantics
assumes that the outputs are computed in zero-time. In
practice, the execution implicitly follows the data depen-
dencies between the micro steps, and outputs have to
be computed in bounded time for the given application.
Thus, the synchronous model of computation abstracts
from communication and computation delays and consid-
ers only the dependencies of the data. A consequence of
this abstraction is that each variable has a designated value
in each macro step.
2.1 Statements
The imperative synchronous language Quartz implements
the synchronous model of computation by means of the
pause statement. While all other primitive statements
do not take time (in terms of macro steps), a pause
marks the end of a macro step and consumes one logi-
cal unit of time. Thus, the behavior of a whole macro step
is defined by all actions between two consecutive pause
statements. Parallel threads run in lock-step: their macro
steps are executed synchronously, and the statement in
both are scheduled according to the data dependencies so
that all variables have a unique well-defined value in the
macro step.
We illustrate the synchronous model of computation by
a simple example shown in Figure 1a. It takes two inputs
i1, i2, produces two outputs o1, o2, and has one local
variable x. Every pause statement is annotated with a
label for better identification. Figure 1b shows an execu-
tion of the program based on some sample input values.
For space reasons, the values true and false are written
as T and F in the figure. In the first macro step, the pro-
gram is started (st is true) all actions before the first
pause statement are executed. In the example, these are
the assignments to o1 and x which assigns the values 3
and 1 based on the given input values. There is no assign-
ment to o2 which therefore gets its default value 0. In
the second macro step, the execution resumes from the
pause statement with label l1. The label is set to true,
and all other labels are false for this step. In this sec-
ond step, the variables o1, o2 and x are assigned. Since
each variable has a unique value for the entire step, the
value that is assigned to o2 is used to determine the
value for o1. Thus, the assignment to o2 must be exe-
cuted before the assignment to o1. The resulting values
are shown in the table. The next macro step starts from
the pause statement with label l2. Due to the if state-
ment, the assignment to o1 is not executed. Since o1
is not set by an assignment, it stores its value from the
last step.
Gemünde et al. EURASIP Journal on Embedded Systems 2013, 2013:3 Page 3 of 21
http://jes.eurasipjournals.com/content/2013/1/3
Figure 1 P1 example.
Basically, all Quartz programs can be reduced to the fol-
lowing set of basic statements, which can be used to define
further macro statements as syntactic sugar:
• nothing
This statement has no effect. It only exists for techni-
cal reasons of defining source code transformations.
• l: pause
The pause marks the end of a macro step and thus
also the begin of the following step.
• x = τ
This form of a variable assignment is called an imme-
diate assignment. It sets the value of the variable x for
the current step to the value given by the evaluation of
the expression τ .
• next(x) = τ
This form of variable assignment is called an delayed
assignment. Like the immediate assignment, it evalu-
ates the expression τ with the values of the current
step, but this value is assigned to the variable x only in
the following step.
• do ... while(σ )
This loop statement first executes its body statement.
If the body statement terminates, the condition σ
is evaluated and if σ holds, the body statement is
restarted in the same step. Otherwise, the loop termi-
nates. All other loop versions can be reduced to this
basic loop.
• { . . . } | | { . . . }
The parallel statement executes both code blocks
in parallel where in each step, one macro step of
each block is executed. We call the two code sub-
statements of the parallel statement threads. One can
therefore also say that the threads synchronize on
each pause statement that is reached. The parallel
statement terminates if its last thread terminates.
• abort ... when(σ )
With the (strong) abortion statement, the execution of
a code block can be aborted when the given condition
holds. The abortion takes place at the beginning of a
macro step: if the condition holds in a step, no action
inside of the code block is executed.
• suspend ... when(σ )
With the (strong) suspension statement, the execution
of a code block can be stopped when the given con-
dition holds. In this case, the execution is stopped for
the whole macro step and no action inside the block
is executed. The execution resumes at the next macro
step where the condition does not hold.
There are also other statements which are not consid-
ered here, because we do not define the extension with
refined clocks for them.
2.2 Logical correctness and causality
In the synchronous model of computation, all micro steps
in a macro step are executed synchronously. In theory,
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every variable assignment that complies to the execu-
tion can be considered as a consistent one. A program
that has for each input assignment exactly one consis-
tent assignment of all variables is called logically correct.
We illustrate this concept with the help of the following
Quartz program.
Consider the step that starts from label l1. Assume that
the variables x and y had the value false in the previ-
ous step, i. e. if no assignment sets them in the considered
step they will keep their values of the previous step. In
order to be logically correct, a unique variable assignment
has to be found which leads to a valid execution of the
program. In principle, we can check all possible variable
assignments.
It is easily seen that only the assignment (x = true,
y = true) is consistent. Thus, this program (or at least
the considered step) is logically correct. However, for a
real execution of such a program, considering all pos-
sibilities is too inefficient. Therefore, the semantics of
any synchronous language, and the one of Quartz in
particular, also requires a constructive execution of pro-
grams (so that the above example is not a constructive
Quartz program). In Quartz, this means that actions can
be only executed if all control-flow conditions contribut-
ing to their trigger can be evaluated before that action.
The control-flow conditions to execute the assignments
to x and y depend on the values of x and y which is
not allowed. Instead it should be possible to evaluate
those control-flow conditions from already known values.
Checking this property statically is known as causal-
ity analysis [7,15,23-28] in the context of synchronous
programs.
2.3 Compilation and intermediate representation
Quartz is currently the language of the Averest framework
(http://www.averest.org), which contains tools for simu-
lation, compilation, verification, and synthesis for Quartz
[4]. Thereby, its compiler translates the source files to
the Averest Intermediate Format (AIF) [29]. AIF abstracts
from the complexity of the source language: difficult inter-
actions of preemption statements or reincarnations of
local variables [7,30,31] are no longer an issue. Never-
theless, AIF files contain the entire behavior of the given
synchronous program, and they are therefore the central
part of the target-independent analyses of various back
end tools.
The intermediate format describes the behavior with the
help of synchronous guarded actions [31], which turned
out to be well suited to eliminate the complex interac-
tion of statements of the source language on the one hand,
while preserving the synchronous semantics and allowing
efficient analysis and generation of hardware and software
code on the other hand. A guarded action is of the form:
γ ⇒ A (1)
where γ is called the guard and A is an action, i.e., either
an immediate or a delayed assignment. The intention is
that the action is executed in an instant whenever its
guard holds. Thus, the data-flow actions can be collected
from the source code, and the compiler determines their
corresponding guards.
Guarded actions do not only represent the data-flow,
i.e., assignments occurring in a program, but they are also
used for the control-flow. To this end, all program labels
are encoded as Boolean events (and additionally adding
an implicit start label st). The control flow can then be
described by actions of the form 〈γ ⇒ next() = true〉,
where γ is a condition that is responsible for moving
the control flow at the next point of time to location .
For instance, the guarded actions for program P1 (see
Figure 1a) are given in Figure 2.
The semantics of the intermediate format is as follows.
In contrast to traditional guarded commands [32-34],
guarded actions follow the synchronous model of compu-
tation. In each macro step, all actions refer to the same
point of time, i.e., the evaluation of all expressions con-
tained in the guarded actions refers to the same variable
environment. If the guard τ of an immediate assignment
γ ⇒ x = τ is true, the right-hand side τ is evalu-
ated to determine the value of variable x in the current
macro step, while a delayed action defers the update to the
following step.
Similar to Quartz programs, the AIF description adds an
implicit default reaction: if no action has determined the
value of the variable in the current macro step, then a vari-
able either gets a default value or stores its previous value,
depending on the declaration of the variable (obviously,
this is the case if the guards of all immediate assignments
in the current step and the guards of all delayed assign-
ments in the preceding step of a variable are evaluated
to false). Thereby, event variables are reset to a default
value while memorized variables store their value of the
previous step.
In addition to the description of the behavior by
guarded actions and default reactions, AIF contains
more information such as the declaration of variables
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Figure 2 Guarded actions of program P1.
and the input/output interface of the described syn-
chronous system. The intermediate format contains
more information (e.g., about modularity or verifica-
tion), which we skip since it is not needed in this
article.
The algorithm which translates a given Quartz program
to guarded actions is given in [29,31], and we will only
sketch its basic idea in this article. The whole procedure is
split into two functions, which determine the surface and
depth [7] of each statement:
• surface
The surface contains the guarded actions which are
executed in the macro step in which the considered
statement is started.
• depth
The depth contains the guarded actions which are exe-
cuted in all following steps after the statement was
started.
Thereby, the whole compilation slices the program
into steps, i.e., the depth compilation makes use of
the surface compilation, which traverses the abstract
syntax tree (AST). The separation into surface and
depth is essential for the correctness of the compilation
algorithm.
3 Language extension
As already stated in Section 1, all threads of a Quartz
program are based on the same timescale and therefore,
they synchronize at each pause statement. If they do not
communicate, then the synchronization is not necessary,
but still enforced by the synchronous model of compu-
tation. This so-called over-synchronization is therefore an
undesired side-effect of the synchronous model of com-
putation. We present clock refinement as a solution to
overcome this problem. This extension was recently pro-
posed [35] to avoid the described effects and others. First,
Section 3.1 describes the basic idea of the extension, then
we illustrate the underlying time model in Section 3.2,
and we finally discuss some design decisions and their
consequences in Section 3.3.
3.1 Basic idea of refined clocks
The basic idea of the language extension is explained in
the following with the help of two implementations of
the Euclidean Algorithm to compute the GCD. The first
variant, which is given in Figure 3a, does not use clock
refinement. The module reads its two inputs a and b in
the first step and assigns them to the local variables x
and y. Then, the module computes iteratively the GCD
of the local variables. The computation steps are sepa-
rated by the pause statement with label l1. Each variable
has a unique value in a step, and the delayed assignments
set a new value to the variables for the following step.
Finally, the GCD is written to the output variable gcd.
Apparently, a drawback of this implementation is that the
computation is spread over a number of steps. The actual
number depends on the input values, and each call to this
module has to take care of the consumption of time. An
example execution trace for the computation of the GCD
of the numbers 7 and 3 is shown in Figure 4a. The com-
putation takes six steps and during this computation, the
inputs a and b may change in principle. Thus, a calling
module has to take care of the computation steps until the
result is available.
The second variant, which is shown in Figure 3b, uses
clock refinement. While the overall algorithm remains the
same, the GCD computation is now hidden in the decla-
ration of the local clock C1. The computation steps are
separated by the pause statement with label l, which
now belongs to the clock C1. In contrast to the first vari-
ant, the computation does not hit a pause statement of
the outer clock and thus, the computation steps are not
visible to the outside. As a consequence, each call to this
module seems to be completed in a single step. The local
variables x and y are now declared inside the local clock
block and therefore, they can change their value for each
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Figure 3 GCD.
step of the local clock, which is crucial for the correct
execution of the algorithm in this example. An example
execution trace for the computation of the GCD of the
numbers 7 and 3 is shown in Figure 4b. The computation
for the version with a refined clock takes also six steps,
but these are steps of clock C1. The computation is fin-
ished in one step of the module’s clock. The variables a, b,
and gcd, which are declared on the module’s clock, only
have one value for this base step, while the variables x and
y, which are declared on clock C1, change their value for
each step of clock C1. Thus, the inputs remain constant
during the computation and there is only one value of the
output gcd.
The trace shows even more: In the synchronous model,
each variable has exactly one value for each step, and
this value is valid from the beginning to the end of the
step. The inputs are given from the outside and thus,
they are known for the whole computation. The out-
put gcd is computed after some substeps, but in the
general view, it is valid during the whole step. An addi-
tional note should be given on the term clock, because
it is often used for different concepts. In this case, the
clock is about the description of the computation and
the control-flow of the language. It is not to trigger
computations from the outer environment by, e.g., a
periodic signal. This distinction is considered again in
Section 6.
Obviously, it is not only possible to arbitrarily nest clock
declarations, but also to introduce new clocks in sepa-
rate scopes. This gives rise to the clock tree of a program,
which can directly be obtained from the program struc-
ture. Figure 5 gives an example: the left-hand side shows
Figure 4 GCD traces.
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Figure 5 Clock tree of program.
the structure of nested clock declarations in source code,
and the right-hand side shows the according clock tree,
which can be derived from it.
3.2 Different views at the timemodel
The synchronous model abstracts time to reaction
instants. The imperative synchronous language Quartz
implements this model by steps, which range from a
pause statement to another pause statements in the
source code. Thus, in this single clock model, instants
coincide with steps.
This section discusses two different interpretations of
refined clocks and pause statements related to a partic-
ular clock. The first interpretation keeps the view that a
step of the module coincides with an instant, whereas in
the second interpretation new instants are introduced by
the refined clocks, but these instants are not visible to the
outside. We call the first one the step view and the sec-
ond one the instant view. Both of them are discussed in
more detail in the following. In single-clock Quartz, the
following two interpretations of the pause statement are
possible:
1. A step ranges from one pause statement to a
pause statement and everything in between defines
the behavior of the execution instant. Thus, the
pause statement separates two steps.
2. The program execution waits at a pause statement
for a clock tick. When it occurs, the program is
executed until the next pause statement is reached
and the execution stops and waits for the next clock
tick to occur. It can be seen as a special kind of the
await statement that waits for clocks.
The distinction between the above two views might
appear artificial and irrelevant, so one might say that both
views are the same. This is mostly true for the single clock
case, where both views coincide, but when refined clocks
come into play, both views become different:
1. A step of a clock ranges from one pause statement
of this clock to another one. In between, pause
statements of a lower clock can occur, which
hierarchically divide the step into substeps.
2. The execution waits at a pause statement for the
occurrence of the clock the pause belongs to. Then
the execution proceeds to the next pause statement
and waits again. This view introduces new instances
to the execution, but there is no forced
synchronization in each step, because different
threads may wait for different clocks.
The difference of both interpretations for refined clocks
is illustrated by a code example in Figure 6. Note that
the refined clock C1 is locally declared in the first thread.
Assume that the control-flow is currently at labels l1 and
l4. Then, we compare both interpretations:
1. According to the first interpretation, everything
between two pause statements of the same clock
belongs to a step of this clock. We are interested in
steps of the module’s base clock C0, which is not
explicitly declared. In the first thread, this step ends
at the pause statement with label l3. In the second
thread, this step ends at label l5. Both threads
execute one step synchronously, and thus, all parts of
A1,A2, andA3 referring to the module clock C0 are
executed together, regardless of the separation ofA1
andA2 due to C1.
2. According to the second interpretation, the program
waits for a clock tick of the clocks given as the
argument of the pause statements, and the
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Figure 6 Comparison of the step and instant view.
execution proceeds to the next pause statements,
waiting there for the next tick. When a tick of the
module clock occurs,A1 andA3 are executed
synchronously, and the labels l2 and l5 are reached,
where the execution waits for the next tick, which
can only be C1. The execution proceeds withA2, and
the first threads finally reaches label l3 while the
second threads simply waits at label l5 for the next
tick of C0.
In the first interpretation, A2 and A3 are executed syn-
chronously and thus,A3 can depend onA2. In the second
interpretation, both blocks are explicitly ordered, and A3
is executed before A2 so that A3 cannot depend on A2.
Thus, the second interpretation is a more operational style
of description, whereas the first one can be seen as a more
declarative way.
The intention of this extension is to provide an (oper-
ational) executable model, which lead to the conclu-
sion that the second view is taken. This decision can
be justified with constructive semantics for Quartz and
Esterel: not each logically correct program is consid-
ered a good one for execution. Even if some actions
are executed in the same instant, they also can any-
way depend on each other by an causal order. The
discussion in the following section will also confirm
this choice.
3.3 Refined clocks in Quartz programs
This section discusses several design decisions for our
extension and their effects, in particular to the data-
flow of Quartz programs. As we will see, the most gen-
eral variant of the extension has to deal with many
problems, which makes it too inefficient for practi-
cal examples (and probably too complex for develop-
ers). The result of our discussion are several restrictions
which limit the set of valid programs to a reasonable
subset, where the additional complexity is manageable.
This approach is similar to the constructive seman-
tics of Quartz which does not allow all logically correct
programs.
In the following, we use the notationAi to identify some
arbitrary actions (assignments) in the source code. Direct
dependencies are denoted asA1 C−→
x
A2, which means that
there is an action in A1 that writes the variable x of clock
C that is read by an action in A2. Thus, A2 cannot be
executed beforeA1.
3.3.1 Backward data flow
From the semantical point of view, substeps can be seen
as micro steps of the higher clock level. In principle,
they are executed simultaneously in a single step based
on the higher clock. However, if we take a finer grained
view, we notice that the substeps are actually executed
sequentially. Without any additional constraints, this has
the consequence that information can flow backwards
in the program across substeps since a variable on the
higher level does not change throughout the whole (super)
step. Consider the following fragment of code as an
example:
This code fragment basically contains one step of clock
C0, which starts at l1 and ends at l3. This step is divided
into two substeps of clock C1, where the first substep exe-
cutes the actions A1 and in the second one the actions





The variable x of clock C0 is written by an action in
A1 and read by an action inA2. Since x refers to clock
C0, it has exactly one value for the whole step from
l1 to l3. This dependency seems to be no problem,
because both steps of clock C1 can be executed in the
right order.





The variable x of clock C0 is written by an action in
A2 and read by an action inA1. Since x refers to clock
C0, it has exactly one value for the whole step from
l1 to l3 and value of x is needed for the execution of
A1. However, an implicit execution order of the both
steps is given by their ordering in source code. Thus,
the information flows backwards due to the substeps.
It seems to be possible to solve the second dependency for
the second case in the above example by a simple analysis.
However, the examples can be much more complex, since
control-flow introduces the question whether an action is
finally reached or not.






A3 of the actions for example
above. The condition γ of the loop depends on a variable
y of clock C0 but the computation of the variable in A1
depends on another variable x, which is computed at the
end of the step. In addition, the loop must terminate to
reach the end of the step of clock C0. The variable z, which
belongs to clock C1, is changed in the loop and finally it
is used to compute x. Thus, the whole loop has to be iter-
ated to its end to check whether the loop has to be entered
or not.
The example illustrates two points: First, introduc-
ing refined clocks without additional constraints would
require an expensive (reachability) analysis, and second, it
seems to be unnatural to the developer since pause state-
ments of clock C1 impose a sequential order of substeps.
In consequence, backward data flow is forbidden in our
approach, and a sequential execution of the substeps must
be able to compute all values.
3.3.2 Scheduling parallel threads
Several refined clocks can also be declared in parallel
threads so they are unrelated to each other (substeps of
one thread are not visible to the other thread). Thus,
there is no stepwise synchronization for these clocks.
Instead, synchronization is only given by steps of a higher
clock which is declared outside the parallel statement
and visible to both threads. In the rest of this section,
we first look at a simpler situation, where we have two
threads and a refined clock in addition to the module
clock.
In the first reaction, both threads are entered and
the control-flow stops at labels l1 and l4. The first
thread starts the next step of clock C0 at l1, executes
the actions A1 and A2 in two substeps, and ends at
l3. In the second thread, this step of clock C0 starts
at label 4, includes the actions A3 and ends at label
l5. Due to the synchronous model, the steps of both
threads are executed synchronously. However, the step
of clock C0 of the first thread is divided into two
steps of the lower clock C1 (the first one executes the
actions A1, and the second one executes the actions A2).
Assume that we have the following dependencies between
actions:
The sequential dependency betweenA1 andA2 is given
by the source code. However, both can use the same vari-
ables of clock C1, which generally have different values
in different substeps. A3 writes a variable that is read by
A1, and A2 writes a variable that is used by A3. This is
not necessarily a cycle because the variables imposing the
dependencies can occur in different actions in A3. The
model itself just means that all actions A3 are executed
until label l5 is reached. Thus, splitting A3 into parts
seems to be possible where the actions with dependencies
toA1 are executed together withA1 and the other actions
are executed withA2.
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l3: pause;






The code is mostly the same as the previous one—only
the clock C1 is declared outside the parallel statement
so that it is visible in both threads (as well as variables
declared on this clock). Thus, dependencies between A3
and A1 are now also possible on clock C1. Assume the
following dependencies:
The sequential dependency between A1 and A2 is still
present. First, consider case (a), where a dependency by
variable x of clock C1 exists from A3 to A1. The second
dependency is imposed by variable y of clock C0 from
A2 to A3. If the variable x can be computed without the
knowledge of variable y, it is still possible to split A3 and
execute one part withA1 and the other one withA2. How-
ever, if y is needed to determine the value of x, a cycle
is present and the execution is not possible. Now, con-
sider case (b) where the dependency goes from A1 to A3.
Again, if x and y are not needed in the same actions, a split
is possible. However, if both occur in the same guarded
actions, the situation becomes more complicated. This
action needs to be executed when the value of y is known,
i.e., when A2 is executed. However, the value of y deter-
mined by A1 has to be used which is the value from the
last substep. Thus, the value has to be stored so that the
action inA3 can be executed later.
Finally, consider the following example:
The step in the first thread is now divided into two
substeps of clock C1 and the step in the second thread
into three substeps. Due to the parallel threads, the sub-
steps are also executed in parallel. Thus, a synchronization
takes place at labels l2 and l5, and the actions A1 and
A3 are executed together. After this first substep, there
is a very similar situation to the previous example: the
first thread has one step to reach label l3 and the second
one has to execute two substeps. However, in the previ-
ous example we talked about splitting the actions of the
first thread. However, this seems to be very confusing,
especially to the developer to decide when actions can be
moved to different substeps and when not. Therefore, we
only allow the actions within an instant to be executed
synchronously.
4 Formal semantics
We formally define the semantics of our language exten-
sion in the style of Plotkin’s Structural Operations Seman-
tics (SOS) [36,37]. This formalism has already success-
fully been used in the context of synchronous languages
[7,38,39], and the formal semantics of single-clocked
Quartz [4] already exists in this format. As the name sug-
gests, SOS rules are defined over the structure of a given
program, i.e., the AST.
In sequential programming languages, a program is exe-
cuted step-by-step as given in the source code. However,
due to the synchronous abstraction of time, the execution
of synchronous programs must follow data dependencies,
which is not necessarily the order given in the source
code. Hence, we cannot use SOS rules directly, but our
semantics uses two sets of SOS rules: transition rules and
reaction rules.
The execution of the program is based on an environ-
ment E , which is an assignment of values to each variable
of the program. The transition rules specify an inter-
preter: they take an environment and a given program
and execute its first step, i.e., they transform the pro-
gram according to the environment. The computation of
the actual environment (which also comprises a dynamic
causality analysis) is accomplished by the second set of
rules, the reaction rules. In the following, we focus on the
first part, the transition rules. For the reaction rules, we
refer to [40,41].
4.1 Basic definitions
This section introduces some basic notations and formal-
izations. First, we define the basis of our temporal model,
namely clocks, and their refinements. As all refinements
always refine existing clocks, they can be organized in a
tree-like relation, which is defined as follows.
Definition 1. (Clocks) We write c1  c2 if the clock c2
is declared in the scope of c1, i.e., c1 is on a higher level
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(slower) than c2. The relations ,≺,	 are used accord-
ingly. If two clocks c1 and c2 are independent, i.e., neither
c1  c2 nor c1 	 c2 holds, we write c1 # c2.
Two clocks are independent, i.e., c1 # c2, if they are
either declared in parallel threads, or they are declared
in two distinct parts of a sequence or an if statement.
For example, the clock relations C5 ≺ C1 and C2 # C3
hold for the program in Figure 5. In addition to the
clocks, each program uses a finite set of variables and
each variable is declared inside the scope of a clock. The
following definition takes care of the variables and their
clocks:
Definition 2. (Variables) V is the set of variables of a
synchronous program. Each variable x ∈ V stores a value
of its domain dom(x), and it is declared in the scope of a
clock, which is given by clock(x). Additionally, we denote
with V IN, VOUT, VLOC the sets of all input, output and local
variables respectively. For a variable x, default(x) denotes
its default value.
For example, the default value of a Boolean variable is
false and that of an integer variable is 0. As an example, the
clock of the variable x in the program GCD2 in Figure 3 is
C1 (clock(x) = C1). For assigning values to variables,
we use the following actions:
Definition 3. (Action) The actions in a synchronous
program are assignments of one of the following forms.
x = τ (immediate assignment)
next (x) = τ (delayed assignment)
An immediate assignment assigns the value of the expres-
sion τ directly to the variable x. A delayed assignment
evaluates the value of τ directly but assigns it in the next
step of clock(x).
Note that a delayed assignment takes care of the clock
of the variable that is assigned. In the semantics definition
of synchronous programs the values of variables are deter-
mined iteratively for each step. Therefore, a notion of not
yet known is needed for variables. This is covered by the
following definition.
Definition 4. (Environment) An environment E maps
each variable x ∈ V to a value of dom(x)∪ {⊥}. Hence, the
extended domain of a variable x additionally contains the
value⊥, which is interpreted as not known. We write E (x)
to retrieve the value of x in environment E , and similarly
τE to evaluate the expression τ with respect to the values
of the variables in environment E . The environment which
is undefined for each variable is denoted with E⊥.
In addition, we define operations on environments.
Definition 5. (Environment Combination) For two
environments E1 and E2, we define the intersection and
union as follows:
(E1  E2) (x) :=
{
v if v = E1 (x) = E2 (x)
⊥ otherwise
(E1 u˙nionsq E2) (x) :=
⎧⎨
⎩
E1 (x) if E2 (x) = ⊥
E2 (x) if E1 (x) = ⊥
v if v = E1 (x) = E2 (x)
The union is only allowed if there are no conflicting
values for the same variable in both environments.
Definition 6. (Environment Restriction) A restriction
of an environment E with respect to c (where  ∈{,,≺,	,,,⊀,}) is defined as follows:
(E)/ c (x) :=
{ E(x) if clock (x)  c
⊥ otherwise
Thus, (E)/ c describes the environment where all
variables with a clock lower or equal to c are set to ⊥, the
values of all other variables in E are kept.
Definition 7. (Partial Order of Environments) An envi-
ronment E1 is smaller than environment E2 (greater resp.),
if the following holds:
E1  E2 :⇔ ∀x ∈ V . E1 (x) = ⊥ → E1 (x) = E2 (x)
Thus, at least the variables which are defined by E1 are
defined by E2 with the same values.
4.2 Transition rules
The transition rules define the execution of a single
step on the source code based on an existing environ-
ment for this step. Previous sections discussed the view
at the model and emphasized the characteristics of the
pause(C) statement as wait for clock C. In the transition
rules, this view is pointed out by renaming pause(C)
to await clock(C). Analogous to the original await
statement, the transition rules also use the statement
immediate await clock(C) to define the behavior.
Transition rules have the form
〈E ,CS ,S〉 C〈S ′,A, C〉
and describe how the statement S is transformed to
the residual statement S ′ when an instant of clock c is
executed with the environment E . Thereby, the setA con-
tains the assignments which are executed during this step
and the set C contains the clocks for which a correspond-
ing pause statement is reached during the execution.
Thus, C collects the clocks which can be used for the
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next step. The statement clock CS is the lowest clock the
statement is defined in.
In the following, we only give the rules for the new state-
ments of our extension. All the other rules are similar to
the original definition for single-clocked Quartz, and they
can be found in Appendix 1. Additional details about their
definition can be found in [35].
Now consider a simple example for the transition rules.
Thereby, depending on the input i, the following state-
ment S can either be derived to S ′1 or S ′2:
For an instant where input i holds, i.e., E1 (i) = true,
the if-branch is entered and the statement is reduced by
the transition rules to:
〈E1,C0,S〉 C〈S ′1, {x=true,y=true}, {C0}〉
For an instant where E2 (i) = false holds, the if-
branch is not entered and the statement is transformed by
the transition rules to:
〈E2,C0,S〉 C 〈S ′2, {x=true}, {C0}〉
Note that the if statement is completely removed after
it is reached. The condition is only checked when the
statement is reached and in this instant it is substituted
with the one or the other branch depending on the evalu-
ation of the condition.
The transition rules which are used to define the seman-
tics of single-clocked Quartz in [4] use a Boolean flag
instead of the set C. In the single clock case it is sufficient
to indicate whether a pause statement is reached and
whether the macro step terminated. For refined clocks,
we collect the clocks of all pause statements which are
reached to be able to determine a clock for the next
step. However, the same information is still available by
checking the emptiness of C as it can be found in the rules.
Exemplarily, the rules for the new pause(C) state-
ment, or as it is called in the transition rules await
clock(C), are explained. When this statement is
reached, it is changed to immediate → await
clock(C). More important, the clock C is added to the
set C which indicates that a new step of clock C can
be done. The rules for immediate await clock(C)
only proceed with the execution when a step on the
associated clock is performed.
The rules for the clock declaration (c1 and c2) are
straightforward. Both rules update the statement clock to
the current declaration. The rules differ in whether the
local block is executed in an instant or not. If this is the
case, the whole block is removed, otherwise it remains
with the residual statement.
4.3 Program execution
Based on the transition rules, the execution of a program
can be defined as a sequence of tuples.
(EPRV0 , ECUR0 , ENXT0 , EASS0 ,S0, c0) ,(EPRV1 , ECUR1 , ENXT1 , EASS1 ,S1, c1) ,
. . . ,(EPRVn , ECURn , ENXTn , EASSn ,S0, cn)
Thereby, each tuple coincides with an instant in which
ci holds. The environments ECURi store the current values
of the variables, EPRVi hold the values of the values in the
previous step (w. r. t. the clock ci), and ENXTi hold the val-
ues of delayed assignments which have to be committed in
the next step (w. r. t. the clock ci). In addition, the environ-
ments EASSi hold the values of the current step which has
been already assigned by an immediate assignment. The
module is initially started with themodule clock, and thus,
c0 = C0 and S0 is the whole program. All other instants
(0 ≤ i < n) are defined by the transition rules:
〈Ei,C0,Si〉 Ci〈Si+1,A, C〉
Thereby, the clock for the following instant is defined by
the pause statements which are reached:
ci+1 ∈ C,c ∈ C. c  ci+1
With the clock ci, a new step of this clock is started.
Thus, the environment EPRVi which holds the values of
each variable from its last step has to be updated for the
variables with clock ci or lower clocks. The values of all







The same holds for the environment ECURi . However,
here it is only required that the values of the variables with
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a clock not lower or equal to ci are kept and all variables
are assigned a value:
ECURi 
(ECURi−1 )/ci
x ∈ V . ECURi (x) = ⊥
The definition of the both environments ENOWASSi and
ENXTASSi are used to treat the executed actions in envi-
ronments. Thus, if there is an action in A which sets the
variable x to τ , the value of τ evaluated by ECURi is assigned




τECURi if x = τ ∈ A⊥ otherwise
ENXTASSi (x) :=
{
τECURi if next (x) = τ ∈ A⊥ otherwise
The environments ENXTi and EASSi are updated according
to the executed assignments. A delayed assignment from
the last step is also transferred to an immediate one of the
new step:
ENXTi =






u˙nionsq (ENXTi−1 )/ci	 u˙nionsq ENOWASSi
With the clock of the next instant ci+1 a new step of
this clock is started. It is also necessary to ensure that the









EASSi (x) if EASSi (x) =⊥
EPRVi (x) if x is memorized variable
default (x) if x is event variable
Since 0 ≤ i < n, we need to initially define EPRV−1 =
ENXT−1 = EASS−1 = E⊥ and ∀x ∈ V . ECUR−1 (x) := default(x).
5 Compilation
This section explains the compilation of Quartz with
refined clocks. Similar to traditional Quartz, we also use
guarded actions as an intermediate format. However, the
intermediate format has to be extended appropriately so
that it can represent systems with refined clocks. The
translation to the intermediate format is presented in
Section 5.1. Based on this, we discuss two possible targets:
hardware synthesis in Section 5.2 and software synthesis
in Section 5.3.
5.1 Translation to the intermediate format
Similar to the extension of Quartz with refined clocks, we
also have to extend the intermediate format. As already
shown in Section 2.3, the intermediate format represents
the behavior of a system by guarded actions defined over
a set of explicitly declared variables. Obviously, clocks
and their relations are additionally needed to describe
the data flow in the context of refined clocks, and the
extended intermediate format contains all this technical
information.
In the single-clock case, each guarded action is bound
to at least one label which defines the control flow loca-
tion in the source code where the action is executed from.
For refined clocks, it is now necessary to only execute
the actions when (1) the label holds and (2) the according
clock ticks. Therefore, the label in the guard is strength-
ened with the corresponding clock, which requires to
introduce variables for the clocks.
Before we go into details about the compilation, we first
recall the remarks from Section 3.3. There, we saw that
a pause statement is only left when its clock is present
(it will block until the given clock ticks). Consider the
following guarded action (see also Figure 2):
l2 ∧ i1 > 4 ⇒ o1 = i1
This action originates from a single clock example but it
can be also extended by the module clock C0 (which is the
clock of all labels in the single clock case):
(l2 ∧ C0) ∧ i1 > 4 ⇒ o1 = i1
In the single-clock case, both guarded actions do not
make any difference since C0 holds in every instant. How-
ever, we will extend the idea to refined clocks, where
clocks do not generally tick in every instant, and store for
each variable its clock. In particular, the Boolean control
flow labels are also bound to a clock. Finally, without going
into technical details, since the intermediate format stores
everything which is needed for further processing, also
the dependencies between clocks, i.e., the clock tree of the
system, are stored. A concrete example of a clock tree was
given in Figure 5, which would in this case be contained in
the intermediate format.
The compilation algorithm for refined clocks to
the extended intermediate format can be found in
Appendix 2. It is based on the original compilation algo-
rithm [4]. In particular, we also use the notion of surface
and depth. Thereby, the surface of a statement are the
actions which can be executed in the first instant, and
the depth are the actions which can be executed in the
following instants.
The algorithm basically works in the same way as the
original one, it traverses the AST of the programm and
determines with CompileSurface the actions which
are executed in the instant starting from the current posi-
tion. The entry point is defined by the function Compile
which calls CompileSurface and CompileDepth for
the whole program. It also sets the module clock C0 as the
highest one, because it is not explicitly defined. The labels
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of the pause statements are strengthened by the clock
as described above. In addition, the abort and suspend
conditions need only to be checked on the corresponding
labels. On labels which are defined on a lower clock inside
of an abort block, those conditions do not need to be
checked. Therefore, the algorithm uses maps to store the
conditions of the surrounding abort and suspend blocks
related to each clock. At a pause statement, the condi-
tion for the clock just needs to be added. For a detailed
description of the compilation algorithm consider [40,42].
The guarded actions of the example program GCD2 are
given in Figure 7.
5.2 Hardware synthesis
The next step of the translation to hardware circuits is
an equation system. Given a library for all operators in
our data flow, the equations can syntactically be translated
to any hardware description language such as verilog or
VHDL. In principle, the translation can be also used to gen-
erate software but, as shown in Section 5.3, there is a more
efficient translation for that purpose.
In the equation system, we use three different kinds
of equations. The first type represents wires which are
directly connected to some logic so that the com-
puted value is immediately available. Such an immediate
equation has the following form:
x = τ
for a variable x set to the current value of τ .
State elements such as registers are represented by
the remaining equations. Each one is defined by two




Figure 7 Guarded actions of program GCD2.
Note that the clock which defines the steps is now the
hardware clock, which is generally different to the logical
clocks of the source language.
5.2.1 Control flow
For the translation of the control flow, every label is
considered separately. Such a label  can be written by
multiple delayed guarded actions (note that the control
flow does not contain immediate actions). Assume that
the label  is written by the following actions:
γ1 ⇒ next() = true
γ2 ⇒ next() = true
. . .
γn ⇒ next() = true
The label can be set by this guarded actions, and it
remains active until its clock holds. Therefore, the actions
are combined to define a register in the following way:
init () = false
next () = γ1 ∨ γ2 ∨ . . . ∨ γ3︸ ︷︷ ︸
guards
∨ ( ∧ ¬clock())︸ ︷︷ ︸
default
The expression to set the register is split into two parts.
The first one is given by the guards of the control flow
guarded actions which ensures that the label is set when
one of the guards hold. The second part is the default value
which ensures that the label remains activated as long as
no tick of its clock occurs. The special start label st is
translated as follows:
init (st) = true
next (st) = st ∧ ¬clock (st)
Thus, we just set it initially, and reset it for the rest of
the execution.
5.2.2 Data flow
The translation of the data flow is more sophisticated
since we have to consider the following issues: (1) data
flow variables can be written by delayed and immediate
assignments and (2) delayed assignments do not necessar-
ily take place in the next instant, instead the value has to
be kept until the next tick of the variables clock. In gen-
eral, two registers are needed for each variable (for some
special cases, the following general solution can be opti-
mized but we will present the full solution for the sake of
completeness). Assume that a variable x is written by the
following guarded actions:
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γ i1 ⇒ x = τ i1 γ d1 ⇒ Next(x) = τd1
γ i2 ⇒ x = τ i2 γ d2 ⇒ Next(x) = τd2
. . . . . .
γ in ⇒ x = τ in γ dm ⇒ Next(x) = τdm
For a variable x, two new variables are introduced which
are converted to a register:
• xnxt
Delayed assignments are expected to take place at the
next occurrence of the clock of x. The variable xnxt
stores values from those delayed assignments, until the
clock holds.
• xprv
Since the steps of a certain clock do no longer coin-
cide with the instants, the values of variables have to
be kept for the whole step. Therefore, the variable xprv
stores the value of x from the previous instant.











τd1 : γ d1
τd2 : γ d2
...
...
τdm : γ dm












τ i1 : γ i1
τ i2 : γ i2
...
...
τ im : γ in
xnxt : clock(x)
xprv : default
where the expression trans (x) depends on the storage
type of the variable x:
trans (x) :=
{
default(x) : x is event variable
x : x is memorized variable
Optimizations are possible e. g. if no delayed assign-
ments exists and trans (x) is a constant value (e. g. false).
In this case, the variable xnxt can completely be removed
because it always holds a constant value. Similarly, opti-
mizations are possible if there are not immediate assign-
ments for a variable x. In this case, the translation shown
for the control flow can be used.
5.2.3 Scheduling
In addition to the translation of the control flow and the
data flow, we have to consider the clocks for the synthesis.
In single-clock Quartz, this is simple since the hardware
clock coincides with the module clock of the Quartzmod-
ule. Thus, in each clock cycle one instant of the module
is executed. The hardware synthesis for refined clocks is
based on the same idea but for independent clocks the
one or the other instant can be executed. In addition, not
every clock is allowed to occur in every instant due to
the restrictions imposed by the clock tree and the control
flow. Restrictions can also be imposed by the data flow, if
one thread waits for a value which is computed by an inde-
pendent step in a later instant. To sum up, scheduling the
clocks according to the semantics requires some analysis.
In the following, we assume that communication
between unrelated clocks is only done by delayed actions
(for a generalization see [40,41]). This means that no data
dependencies exist for unrelated clocks and communica-
tion among them are synchronized by a common higher
clock. In this case, there is no need to consider data-flow
dependencies and we can describe a scheduler for the
clocks only by the control flow. We call a clock C enabled





A clock is only allowed to tick, if at least one of the
related pause statements are reached. In addition, it can
only tick if no lower clock is enabled, because execu-
tion should synchronize on common pause statements.
Therefore, we also define the sets of all lower and all
higher clocks of C by:
lower(C) := {c ∈ C | c ≺ C}
higher(C) := {c ∈ C | c  C}
With these definitions, we can finally construct the
equation for the clock C as follows:











tick forced by higher clock
Thus, a clock can tick by its own, if it is enabled, but no
lower clock is. In addition, a clock tick can be forced by a
higher clock which also includes all lower ones. This is to
trigger the delayed assignments also for the lower clocks.
5.3 Software synthesis
Synchronous languages can be used to build hardware
and software from the same description. One possible
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solution for this is a software synthesis which simulates
the hardware that is described above. However, there are
more efficient solutions. One possibility is based on the
extended finite state machine. Thereby, the possible com-
binations of labels form the states. The guarded actions
are grouped by the labels which occur in their guards and
are assigned to the corresponding states. Thus, in each
state only the guarded actions which are possibly executed
have to be evaluated.
With the introduction of refined clocks, there exists
another parameter to classify the guarded actions. There-
fore, the guarded actions are first divided by the clocks
(of the labels) which occur in their guards. The guarded
actions of each clock are combined to a task. The advan-
tage is that local variables of a task are the local variables of
the clock and do not have to bemade visible to other tasks.
Inputs of a task come from the higher level and outputs go
back to the higher level or to a lower one.
To complete one step, a module usually has to complete
several substeps. The substeps can be associated by unre-
lated clocks, thus, they can be executed independently.
With the model of tasks, the inputs and the according
state can be send to the tasks and they can concurrently
execute several substeps. The tasks can be scheduled
dynamically whenever a lower clock level is entered. Thus,
tasks model the parallelism which is inherent to refined
clocks.
5.4 Example
In this section, we will discuss by an example that refined
clocks can be used to relax over-synchronization and
that this advantage can be used for a more liberal code
generation. The software realization does not need to
introduce needless synchronization, and hardware imple-
mentations can use different schedulers for the refined
clocks to control the trade-off between resources (space of
the hardware design) and execution time.
Consider the following example which consists of two
parallel threads with two unrelated clocks. In each one,
the same resource is used—for illustration, assume that it
is a multiplier.
Without refined clocks, synchronization of both threads
would be necessary (due to the semantics) on each pause
statement. The original single-clocked hardware synthe-
sis considers each instant as a clock cycle. Therefore,
using the same multiplication unit for both multiplica-
tions would require a reachability analysis to ensure that
both are not executed in the same clock cycle.
Refined clocks relax the need for synchronization and
only require them for the same clocks. Therefore, syn-
chronization is not necessary for the above example. The
scheduler, as it is described in Section 5.2.3, can (1) exe-
cute both steps containing multiplications together or it
can (2) ensure that both steps are executed one after the
other. For the first case, two multipliers are necessary, and
both are used in parallel. For the second case, since the
scheduler ensures the mutual exclusive access, only one
multiplication unit is necessary, since the multiplications
are executed one after the other. To summarize, both cases
differ in space (of the hardware design) and (execution)
time in terms of clock cycles. From this point of view,
the first case can also be achieved without refined clocks.
However, refined clocks initially introduce the possibility
of selecting between space and time.
6 Related work
Using more than one clock in a system is a quite common
approach to deal with timing, synchronization, and inde-
pendent execution in synchronous systems, even though
the term clock can be misleading since it is used for many
different concepts: a hardware developer will probably
understand by clock a periodic signal whose occurrence is
based on a fixed physical time. In this case, the clock signal
is typically fed in from the environment (clock generator)
into the actual circuit and is used to drive the execution.
Another interpretation is given from synchronous data-
flow languages like Lustre or Signal where each signal has
a clock that identifies the availability/presence of data.
Thereby, the presence of data can depend on the pres-
ence of other data and also on other data values. These
clocks are not necessarily all given by the environment,
and can be instead computed by the system from the given
ones. Finally, the imperative languages mentioned in this
article, Esterel and Quartz, are single-clock synchronous
languages where a clock is used to separate the execution
into single reaction steps. If these languages are trans-
lated to synchronous hardware circuits, each step can be
mapped to a hardware-clock cycle, but there is no rea-
son to compile it in this way. Different approaches related
to refined clocks are introduced and compared to the
presented work in the following.
6.1 Esterel
The synchronous language Esterel is quite similar to
the language Quartz described in Section 2. A differ-
ence which should be pointed out is the interpretation
of the terms signal and variable. Since both are used
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synonymously in Quartz, Esterel makes a clear distinc-
tion between both. Where the Esterel signals behave like
Quartz signals/variables, which are only allowed to have
one value per step, Esterel variables can be assigned mul-
tiple times. When a variable is read, its last assigned value
is used:
The example is taken from [43]. The variable X is
assigned two times and used to set the values of the sig-
nals S1 and S2. Thereby, S1 receives the value 0 and
S1 receives the value 1. Even though these variables of
Esterel are useful, they also have some limitations: It is not
allowed to write and read them in independent threads.
Also, since Esterel forbids instantaneous loops, the intro-
ductory GCD2 example cannot be converted to Esterel.
Moreover, the Esterel variables only provide one simpli-
fied abstraction layer for data. In contrast, refined clocks
can be arbitrarily deep nested, can be used in paral-
lel threads, and they can also interact with preemption
statements.
6.2 Multiclock Esterel
Originally, Esterel also has the single-clock abstraction
of steps, but in the past, it has been enriched with two
different multiclock extensions. They are both named
multiclock Esterel and introduced in [44,45].
Berry and Sentovich [44] introduced their version of
multiclock Esterel. Their work addresses the need to
design systems with multiple clock domains in a mod-
ular way. Each module can run on its own clock, where
each step of the module coincides with a clock tick of the
module’s clock. The modules itself are still single-clock
modules with the possibility to call other modules
on a different clock. To communicate data between
clock domains, the authors defined two possible
communication devices, named sampler and reclocker.
Finally, a system consists of different modules each
running at their own clock and communicating by the
defined communication devices. In case of this version of
multiclock Esterel, the clocks trigger the computation of
each module and have to be additionally provided by the
outer environment, which can be, e.g., a hardware clock.
The second multiclock Esterel extension was proposed
by Rajan and Shyamasundar [45,46]. Their solution intro-
duces a new statement which allows to override the clock
locally by an expression based on known signals. The local
statement tick is then based on this new clock expression.
Finally, the signals where the local clocks are defined with,
have also to be provided by the outer environment. The
difference to Berry’s extension is that no dedicated clock
signal is used, but any signal can be used to define a new
tick.
Both extensions basically allow to define new (arbitrary)
clocks for a module or a code block. However, they do not
allow to access multiple clocks at the same time. In addi-
tion, the clocks have a different meaning here, since they
are intended to be given from the environment to trig-
ger computations. Instead, our Quartz extension refines
the inner descriptions where clocks are used to divide
steps into substeps. This is only used for modeling, not for
execution.
6.3 Lustre and Signal
Multi-clocked systems can also be described by the syn-
chronous language Lustre [3,47]. Each Lustre program
basically consists of a set of equations over data streams.
In addition to functions and delays, there are two opera-
tors to change the rate/clock of a stream. The clock of a
stream identifies the positions where a value is present.
The downsampling operator when takes a stream of arbi-
trary type and a Boolean stream and keeps only the events
of the first one at those instants where the second one
is true. The upsampling operator current undoes a
previous downsampling operation by inserting the last
known value in the missing locations of the stream. Each
node has a so-called base clock and at least one input
of the node must run on this clock. New signal defini-
tions always come with the definition of the clock. Hence,
since upsampling only undoes the last downsampling,
there is no means to refine the base clock. Therefore,
the base clock is the fastest clock of a node and contains
all instants at which any computation or communication
may happen. Lustre specifications are completely deter-
ministic due to their bottom-up design from the base
clock.
In contrast to this, the polychronous language Signal
[48-50] is also based on multiple clocks. While the syn-
tax looks almost like Lustre, its semantics is very differ-
ent due to its assumption that there may not be a base
clock. As a consequence, Signal specifications are rela-
tional and not functional like Lustre: they do not describe
a single behavior, but several possible ones, which differ
in the clocks. Hence, Signal solves most of the prob-
lems mentioned in introduction—however, the price one
has to pay for this powerful model is that input/output
determinism is generally lost. It can be guaranteed if the
program is shown to be endochronous [51] or weakly
endochronous [52]. While endochrony proves determin-
ism by the existence of a base clock (usually called
master trigger in this context), weak endochrony also
reveals some internal nondeterminism that can safely be
exploited for a more efficient execution. Unfortunately,
weak endochrony cannot be automatically checked in
general. However, Signal cannot solve all the problems
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we have mentioned in the introduction. In particular, the
definition of program functions which hide a sequen-
tial computation in an instantaneous expression is not
possible. For example, a basic Signal node which instan-
taneously computes the GCD (i.e., its result is avail-
able at the same instant when the inputs arrive), cannot
be replaced by other nodes running at a higher rate
(cf. the introductory GCD2 example).
Both Lustre and Signal deal with inputs and outputs
based on different clocks. Again, those clocks are different
to the clocks of the Quartz extension since their computa-
tion steps are refined internally. In addition, since Signal
is able to solve some of the introductory problems, it is a
matter of taste whether to use a (descriptive) data flow lan-
guage like Signal or to use a control-flow-based language
like Quartz.
6.4 Discrete event
The discrete event languages Verilog and VHDL are hard-
ware description languages used to model circuits. A
simulation semantics is defined for them which allows
similar to the Esterel variables multiple updates to sig-
nals in so-called delta cycles where the physical simulation
time does not proceed. In this way, a signal can have mul-
tiple values in a clock cycle. However, besides the fact, that
this behavior is hard to survey, it is only available for hard-
ware simulation, hence not for synthesis and also not for
software designs.
Finally, the same observation as for Esterel holds, i.e.,
the delta-cycle changes only provide a single abstraction
for data and cannot influence the control-flow of substeps.
Evenmore, Esterel andQuartz provides more rich control-
flow statements which can be used for the whole design
process including code generation. With refined clocks,
the same rich control-flow statements can be used for
arbitrarily many abstraction layers.
7 Conclusion
Imperative synchronous languages are limited so far to
a single clock abstraction of time which imposes restric-
tions to the programmer. We introduce refined clocks as
a language extension to the language Quartz. This article
presents the problems introduced by this new extension
and it shows how they can be solved in a practical way. It
formally defines the semantics for the new extension and a
compilation algorithm to translate the programs to a new
intermediate format. In addition, synthesis to hardware
and to software is presented. It is also shown how these
synthesis procedures can benefit from the new features
which have been introduced.
Appendix 1: Transition rules
The transition rules defining the semantics of the language
extesnion are given in Figure 8 for the basic statements, in
Figure 9 for the parallel execution, in Figure 10 for strong
abortion, and in Figure 11 for the strong suspension.
Figure 8 Transition rules I (basic statements).
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Figure 9 Transition rules II (parallel execution).
Figure 10 Transition rules III (strong abortion).
Figure 11 Transition rules IV (strong suspension).
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Appendix 2: Compilation algorithm
The compilation algorithm for programs of the presented
language extension to the intermediate format are given in
Figure 12, Figure 13, and in Figure 14.
Figure 12 Pseudo code of function Compile.
Figure 13 Pseudo code of function CompileDepth.
Figure 14 Pseudo code of function CompileSurface.
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